| Title: | vlsi/pcb placement with predefined coordinate alignment constraint based on sequence pair |
| Author: | Liu R
; Hong XL
; Dong SQ
; Cai YC
; Gu J
|
| Conference Name: | 4th International Conference on ASIC
|
| Conference Date: | OCT 23-25,
|
| Issued Date: | 2001
|
| Conference Place: | SHANGHAI, PEOPLES R CHINA
|
| Keyword: | PCB placement
; VLSI placement
; common bus
; module placement
; polynomial time algorithm
; predefined coordinate alignment constraint
; sequence pair
; system-on-a-chip
; VLSI
; circuit layout CAD
; integrated circuit layout
; printed circuit layout
|
| Publisher: | 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS
|
| Publish Place: | 345 E 47TH ST, NEW YORK, NY 10017 USA
|
| Indexed Type: | istp
; ieee
|
| ISBN: | 0-7803-6677-8
|
| Department: | Chinese Acad Sci, Inst Software, Beijing, Peoples R China.
|
| Sponsorship: | Chinese Inst Electr, IEEE Beijing Sect, Natl Nat Sci Fdn China, Shanghai Municipal Sci & Technol Commiss
|
| English Abstract: | In the system on a chip, some cells should be placed along a predefined coordinate within a relative small region. This constraint comes from the requirement that the data should be ready on the common bus on the same time. In this paper, we s |
| Language: | 英语
|
| Content Type: | 会议论文
|
| URI: | http://ir.iscas.ac.cn/handle/311060/13446
|
| Appears in Collections: | 软件所图书馆_会议论文
|
| File Name/ File Size |
Content Type |
Version |
Access |
License |
|
|---|
| 00982523.pdf（296KB） | -- | -- | 限制开放 | -- | 联系获取全文 |
|
| Recommended Citation: | |
Liu R,Hong XL,Dong SQ,et al. vlsi/pcb placement with predefined coordinate alignment constraint based on sequence pair[C]. 见:4th International Conference on ASIC. SHANGHAI, PEOPLES R CHINA. OCT 23-25,.
|
|
|
