| Title: | an instruction-level software simulation approach to resistance evaluation of cryptographic implementations against power analysis attacks |
| Author: | Li Jiantang
; Zhou Yongbin
; Liu Jiye
; Zhang Hailong
|
| Source: | Proceedings - 2011 IEEE International Conference on Computer Science and Automation Engineering, CSAE 2011
|
| Conference Name: | 2011 IEEE International Conference on Computer Science and Automation Engineering, CSAE 2011
|
| Conference Date: | 10-Jun-02
|
| Issued Date: | 2011
|
| Conference Place: | Shanghai, China
|
| Keyword: | Computer science
; Computer simulation
; Cryptography
|
| Publish Place: | United States
|
| Indexed Type: | EI
|
| ISBN: | 9781424487257
|
| Department: | (1) State Key Laboratory of Information Security, Institute of Software, Chinese Academy of Sciences, P. O. Box 8718, Beijing, China
|
| Sponsorship: | IEEE Beijing Section; Pudong New Area Association for Computer; Pudong New Area Science and Technology Development Fund; Tongji University; Xiamen University
|
| English Abstract: | Power analysis attack, one of the most important side-channel cryptanalysis, poses serious threats to the physical security of cryptographic implementations. In order to assess the physical security of cryptographic implementations, especially within design phases, some fundamental supporting tools appear to be highly helpful. Additionally, such tools are also necessary for performing fair comparisons among various power analysis attacks and different countermeasures. Motivated by this, we proposed an instruction-level power consumption software simulation approach, aiming to analyze and assess the resistance of cryptographic implementations against power analysis attack. One prototype system, which is called IMScale, is developed to validate the correctness and feasibility of our approach. Using IMScale, we carried out multiple DPA attacks against an unprotected AES implementation and a masked AES implementation as well. The results of our experiments firmly validate the correctness and feasibility of our instruction-level power consumption software simulation approach, which are also completely consistent with known ones. © 2011 IEEE. |
| Content Type: | 会议论文
|
| URI: | http://ir.iscas.ac.cn/handle/311060/14361
|
| Appears in Collections: | 信息安全国家重点实验室_会议论文
|
| File Name/ File Size |
Content Type |
Version |
Access |
License |
|
|---|
| an instruction-level software simulation approach to resistance evaluation of cryptographic implementations against power analysis attacks.pdf（334KB） | -- | -- | 限制开放 | -- | 联系获取全文 |
|
| Recommended Citation: | |
Li Jiantang,Zhou Yongbin,Liu Jiye,et al. an instruction-level software simulation approach to resistance evaluation of cryptographic implementations against power analysis attacks[C]. 见:2011 IEEE International Conference on Computer Science and Automation Engineering, CSAE 2011. Shanghai, China. 10-Jun-02.
|
|
|
