中国科学院软件研究所机构知识库
Advanced  
ISCAS OpenIR  > 软件所图书馆  > 期刊论文
Title:
a low power adaptive clock and data recovery circuit for wireless implantable systems
Author: Yu Hang ; Li Yan ; Jiang Lai ; Ji Zhen ; Yan Ping-Kun ; Wang Fei
Keyword: Charge pump circuits ; Clocks ; CMOS integrated circuits ; Design ; Electric power supplies to apparatus ; Input output programs ; Integrated circuits ; Jitter ; Metallic compounds ; MOS devices ; Optical pumping ; Packet switching ; Pulse modulation ; Pulse position modulation ; Pumps ; Transistors
Source: Shenzhen Daxue Xuebao (Ligong Ban)/Journal of Shenzhen University Science and Engineering
Issued Date: 2011
Volume: 28, Issue:2, Pages:143-146
Indexed Type: EI
Department: (1) Shenzhen City Key Laboratory of Embedded System Design College of Computer Science and Software Engineering Shenzhen University Shenzhen 518060 China; (2) State Key Laboratory of Transient Optics and Photonics Xi'an Institute of Optics and Precision Mechanics Chinese Academy of Sciences Xi'an 710119 China; (3) IBM Almaden Research Center San Jose 95120 United States
Abstract: An extremely low power clock and data recovery circuit was designed for pulse position modulated input. Synchronized clock and data were recovered through converting the timing distance between pulses into voltage domain. The reference voltage required for data recovery was adaptively generated to extend the range of the input data rate. The design was validated using 0.25 μm CMOS technology. With 45.5 kbits/s input data, the entire circuit only consumes less than 13 μW of power.
English Abstract: An extremely low power clock and data recovery circuit was designed for pulse position modulated input. Synchronized clock and data were recovered through converting the timing distance between pulses into voltage domain. The reference voltage required for data recovery was adaptively generated to extend the range of the input data rate. The design was validated using 0.25 μm CMOS technology. With 45.5 kbits/s input data, the entire circuit only consumes less than 13 μW of power.
Language: 英语
Content Type: 期刊论文
URI: http://ir.iscas.ac.cn/handle/311060/16175
Appears in Collections:软件所图书馆_期刊论文

Files in This Item:

There are no files associated with this item.


Recommended Citation:
Yu Hang,Li Yan,Jiang Lai,et al. a low power adaptive clock and data recovery circuit for wireless implantable systems[J]. Shenzhen Daxue Xuebao (Ligong Ban)/Journal of Shenzhen University Science and Engineering,2011-01-01,28(2):143-146.
Service
Recommend this item
Sava as my favorate item
Show this item's statistics
Export Endnote File
Google Scholar
Similar articles in Google Scholar
[Yu Hang]'s Articles
[Li Yan]'s Articles
[Jiang Lai]'s Articles
CSDL cross search
Similar articles in CSDL Cross Search
[Yu Hang]‘s Articles
[Li Yan]‘s Articles
[Jiang Lai]‘s Articles
Related Copyright Policies
Null
Social Bookmarking
Add to CiteULike Add to Connotea Add to Del.icio.us Add to Digg Add to Reddit
所有评论 (0)
暂无评论
 
评注功能仅针对注册用户开放,请您登录
您对该条目有什么异议,请填写以下表单,管理员会尽快联系您。
内 容:
Email:  *
单位:
验证码:   刷新
您在IR的使用过程中有什么好的想法或者建议可以反馈给我们。
标 题:
 *
内 容:
Email:  *
验证码:   刷新

Items in IR are protected by copyright, with all rights reserved, unless otherwise indicated.

 

 

Valid XHTML 1.0!
Copyright © 2007-2019  中国科学院软件研究所 - Feedback
Powered by CSpace