Institutional Repository
| algorithm for communication synchronization on reconfigurable processor arrays with faults | |
| Wu Jigang; Jiang Guiyuan; Zhang Yuanrui; Zhu Yuanbo | |
| 2012 | |
| Conference Name | 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2012 |
| Source | Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2012 |
| Pages | 266-270 |
| Conference Date | May 21, 2012 - May 25, 2012 |
| Conference Place | Shanghai, China |
| Indexed Type | EI |
| ISBN | 9780769546766 |
| Department | (1) School of Computer Science and Software Engineering Tianjin Polytechnic University 300387 Tianjin China; (2) State Key Laboratory of Computer Science Institute of Software Chinese Academy of Sciences 100190 Beijing China; (3) School of Computer Science and Technology Tianjin University 300072 Tianjin China |
| English Abstract | Efficient fault tolerant techniques for reconfigurable multiprocessor array have been extensively studied to construct maximum target array from host array with faulty processors. Existing work focused on the reconfiguration algorithm without considering the communication synchronization of the target array. This paper proposes an algorithm to rearrange the long interconnects of the target array, in order to improve the communication performance in synchronization. In addition, divide and conquer strategy is utilized for deleting logical rows to form a high performance target array with given size. Experimental results show that the proposed algorithm achieves considerable improvement on communication performance in synchronization for the case of small fault rate which is often occurred in real applications. © 2012 IEEE.; Efficient fault tolerant techniques for reconfigurable multiprocessor array have been extensively studied to construct maximum target array from host array with faulty processors. Existing work focused on the reconfiguration algorithm without considering the communication synchronization of the target array. This paper proposes an algorithm to rearrange the long interconnects of the target array, in order to improve the communication performance in synchronization. In addition, divide and conquer strategy is utilized for deleting logical rows to form a high performance target array with given size. Experimental results show that the proposed algorithm achieves considerable improvement on communication performance in synchronization for the case of small fault rate which is often occurred in real applications. © 2012 IEEE. |
| Keyword | Algorithms Communication Distributed Parameter Networks Fault Tolerance |
| Sponsorship | IEEE Computer Society Technical Committee on Parallel Processing |
| Language | 英语 |
| Content Type | 会议论文 |
| URI | http://ir.iscas.ac.cn/handle/311060/15769 |
| Collection | 中国科学院软件研究所 |
| Recommended Citation GB/T 7714 | Wu Jigang,Jiang Guiyuan,Zhang Yuanrui,et al. algorithm for communication synchronization on reconfigurable processor arrays with faults[C],2012:266-270. |
| Files in This Item: | There are no files associated with this item. | |||||
Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Edit Comment