minimizing response time implication in dvs scheduling for low power     embedded systems

ISCAS OpenIR > 互联网软件技术实验室

	minimizing response time implication in dvs scheduling for low power embedded systems
	Min-Allah Nasro; Kazmi Asad-Raza; Ali Ishtiaq; Xing Jian-Sheng; Wang Yong-Ji
	2007
会议名称	4th International Conference on Innovations in Information Technology
会议录名称	Innovations07: 4th International Conference on Innovations in Information Technology, IIT
页码	289-293
会议日期	NOV 18-20,
会议地点	Dubai, U ARAB EMIRATES
出版地	345 E 47TH ST, NEW YORK, NY 10017 USA
出版者	2007 INNOVATIONS IN INFORMATION TECHNOLOGIES, VOLS 1 AND 2
ISBN	978-1-4244-1840-4
部门归属	Min-Allah, Nasro; Xing Jian-Sheng; Wang Yong-Ji Chinese Acad Sci, Inst Software, Beijing 100080, Peoples R China.
摘要	Recently, a lot of work has been done on minimizing energy consumption of real time embedded systems by exploiting hardware characteristics of latest processors. However, these techniques are effective to energy reduction at the expense of del
关键词	Computer Programming Languages Embedded Systems Energy Policy Information Technology Innovation Integrated Circuits Response Time (Computer Systems) Scheduling Technology Voltage Stabilizing Circuits
主办者	IEEE
内容类型	会议论文
URI标识	http://ir.iscas.ac.cn/handle/311060/10934
专题	互联网软件技术实验室
推荐引用方式 GB/T 7714	Min-Allah Nasro,Kazmi Asad-Raza,Ali Ishtiaq,et al. minimizing response time implication in dvs scheduling for low power embedded systems[C]. 345 E 47TH ST, NEW YORK, NY 10017 USA:2007 INNOVATIONS IN INFORMATION TECHNOLOGIES, VOLS 1 AND 2,2007:289-293.

条目包含的文件
文件名称/大小	文献类型	版本类型	开放类型	使用许可
04430421.pdf（1389KB）			开放获取	--	请求全文